


# PRIME H310M-K R2.0


Rev 1.01A

2018.06




&lt;Variant Name&gt;






<Variant Name>





<Variant Name>



ASUS®		Title : POWER FLOW	
ASUSTek COMPUTER INC.		Engineer: Mandy_cao	
Size A3	Project Name KabyLake DEMO	Rev \$1.00	
Date: Monday, June 11, 2018	Sheet 5	of 113	



www.teknisi-indonesia.com




(13) P\_+VCCIO\_OVW\_1\_10





# POWER FLOW




—————> **No-EUP Part**  
 —————> **EUP Part**  
 —————> **DSW Part**

PS:the common part design by power team,no-eup part and eup part in SIO demo circuit


# NOT SUPPORT DSW

Power plane



if NO DSW , please use shortpin


Control link



# SUPPORT DSW


Power plane

Control link







**PCH\_PWRGD & VCCST\_PWRGD  
Sequence Control Ckts**







**PCH\_SYSPWROK Sequence Control Ckts**









1. PCH will have a minimum of a 1ms delay from PCH\_PWROK to assertion of PROCPWRGD.
2. PLTRST# = AND (PCH\_PWROK, SYS\_PWROK, PROCPWRGD) Refer to PDG Figure 40-1 SKL S Flow Diagram for SYS\_PWROK/PCH\_PWROK Generation
3. It is recommended that SYS\_PWROK be asserted after both PWROK assertion and processor PCH does not monitor
4. PCH\_PWROK and SYS\_PWROK both needs to be high to exit reset, but either signal can come up first. SYS\_PWROK be asserted after both PWROK assertion and processor core VR\_PWRGD assertion.








<Variant Name>








<Variant Name>

**ASUS** Title : VCCGT DRIVER

ASUSTeK COMPUTER INC. Engineer: RAY


DATE: Project Name: Skylake VC Rev: 1.00

Date: Monday, June 11, 2019, Sheet: 10 of 112




P_+VCCSA_OV#_1_10	VCCSA show value	VCCSA show value
1	1.05V	1.054V
0	1.15V	1.154V

	EL-CAP	PL-CAP
PR1500	1KOHM	0OHM
	P/N:10V212100210	P/N:10V212000040
	EL-CAP	PL-CAP
PCE1511	820UF/6.3V	560UF/4V
	P/N:11V040827130	11031V0002F000





	EL-CAP	PL-CAP
PR1600	1KOHM	0OHM
	P/N:10V212100210	P/N:10V212000040









	EL-CAP	PL-CAP
	820UF/6.3V	560UF/4V
PCE1611	P/N:11V040827130	11031V0002F000

P_+VCCIO_OV#_1_10	VCCIO show value	VCCIO design value
1	1.05V	1.054V
0	1.15V	1.154V





Title <Title>			
Size A3	Document Number <Doc>		Rev <RevCode>
Date: Monday, June 11, 2018	Sheet	13	of 113






<Variant Name>

		Title : VCCGT DRIVER	
ASUSTek COMPUTER INC.		Engineer: RAY	
Size A3	Project Name SkyLake VC	Rev #1.00	
Date: Monday, June 11, 2018	Sheet 16	of 113	





<Variant Name>

If IC is NB671LB, then PR300's optional is N/A.  
If IC is RT6220A, then PR3000's optional is /X.



P_+1.0A_OV1_10	+1.0A Show value	+1.0A Design value
1	1.00V	1.008V(deafault)
0	1.1V	1.1098V



NOTE:which power rail power to audio ic should be confirmed by EE.

1.VIN and Vout keep more than 30mV away.  
2.output up and output rise up not use same GND.  
3.P\_VINB\_GND\_01 is away from VIN more than 30mV, from Vout more than 30mV.



Note:





P\_VINB\_GND\_01 is away 30mV or more  
from Vout from other power rail.

Note:

PC4000 固定PC4000 位置

Inrush circuit is available as matching VSP circuit.

Inrush Circuit for USB Port default have Power or Flash Back Function




If OVP protection circuit isn't mounted, then PC4501 isn't also mounted

BOM: 主板上+5VSB\_DUAL 上有接不耐 12V 高压的元件且上件, 例如在 Type-C 上的 Power Switch G517 06016-01100500。

主板上+5VSB\_DUAL上没有接不耐12V高压的元件时，若主板上+5VSB\_DUAL上有接不耐12V高压的元件，则不能上电。


- 1.Vin and Vout keep more than 30mils away.
- 2.Input cap and Output cap can't use same GND.
- 3.P\_SVSB\_GATE\_10 is away from Vin more than 15mils ,from Vout more than 30mils.

2016/06/30 modify +5VSB\_ATX to +5VSB










**Note:**

P\_SVSB\_USB\_GATE\_10 is about 15mil or more distance apart from other power rail.




### +5VSB\_DUAL Inrush Circuit for USB Port default have Power





\*Forward Name\*

whether 5V&3V dummy load need mounting,please confirm with EE.




<Variant Name>





4 Pin +12V Connector

顏色: W



<Variant Name>



Title : NA

ASUSTek COMPUTER INC.

Engineer: Mandy\_cao

Size  
A

Project Name

KabyLake DEMO

Rev  
R1.00

Date: Monday, June 11, 2018

Sheet 30 of 113






Channel A  
4 Layer routing

(39) D4\_DQ\_A[0:63]






SOCKET1151  
12001V00180100



(40) D4\_DQ\_B[0:63]


**Channel B**  
**4 Layer routing**

 SOCKET1151  
 12001V00180100

VCCST\_VCC



@:如果Z390 且有switch  
切X8, 則用方框2, 其餘都用方框1




ALL CFG 1 = NO TERMINATION ON BOARD DEFAULT HIGH			
ALL CFG 0 = PHYSICAL STRAP LOW ON BOARD			
skylake strap Table Rev 0.85			
All Reserve Internal Pull-Ups +VCCIO			
CFG	S = 1	L = 0	Description
0	Normal	STALL	Reserved
2	Normal	Lane Reverse	PCIEX16 Lane Reversal
3			Reserved
4	disable	enable	enDP
5	PCIE Config	PCIE Config	SEL[0]
6	PCIE Config	PCIE Config	SEL[1]
7	Reserved	BIOS RSG	
8-19			Reserved


```

CPU[0]: Stall reset sequence after PCU PLL lock until deasserted;
    = 1 = Normal Operation; No stall.
    = 0 = Stall.
CPU[1]: Reserved configuration lane.
CPU[2]: PCIE Express x16 Lane Numbering Reversal.
    = 1 = Normal operation.
    = 0 = Lane numbers reversed.
CPU[3]: Reserved configuration lane.
CPU[4]: E8B enable:
    = Enabled.
    = Disabled.
CPU[5:3]: PCI Express® Bifurcation
    0 = 1x8 + 1x4 + 4x1 PCI Express®.
    1 = reserved
    2 = 2x8 PCI Express®.
    3 = 1x16 PCI Express®.
    4 = (default) 16x1 PCI Express®.
CPU[7]: FEG Training:
    = 0 = (default) Starts immediately following RESET# de-assertion.
    = 1 = FEG Wait for SIGOS for training.
CPU[8:1]: Reserved configuration lanes.

```




PLACE HR24 CLOSER TO CPU



```

-----
H TCK TERMINATION (HR127)
HR23 PLACE NEAR CPU WITHIN 1.1 INCH
-----

```





+3VSB請從DIP電容跳線至XDP Card CON4 Pin1



+3VSB\_ATX請從DIP電容跳線至XDP Card CON4 Pin19

Naming Rule:

CTxPy==&gt;請跳線到XDP Card CONx connector的Piny

Placement Rule:

此頁面測點全部放置背面靠近輸出端,

Layout會協助把Reference文字面開出,

若有需求初期PCB版本可洗背面文字,

但低階機種PVT PCB版本請記得通知板廠不洗背面文字

Power Rework:

+1.0V\_A請從DIP電容跳線至XDP Card CON2 Pin19

+3VSB請從DIP電容跳線至XDP Card CON4 Pin1

+VCCST請從DIP電容跳線至XDP Card CON3 Pin19

+VCCIO請從DIP電容跳線至XDP Card CON2 Pin1

+3VSB\_ATX請從DIP電容跳線至XDP Card CON4 Pin19


GND請跳線至XDP Card CON2 Pin7

XDP Card USB3 CON2

+VCCIO請從DIP電容跳線至XDP Card CON2 Pin1



GND請跳線至XDP Card CON2 Pin7




+1.0V\_A請從DIP電容跳線至XDP Card CON2 Pin19


XDP Card USB3 CON3



讓VCCST在插入XDP制具時有電



+VCCST請從DIP電容跳線至XDP Card CON3 Pin19



O\_RSMRST# H\_CFG4

O\_IOPWRBTN# H\_CFG5

O\_RSTCON# H\_CFG6

H\_CPUPWRGD H\_CFG9


S\_SYSPWROK




H\_CPURST#

S\_SMBCLK\_MAIN

S\_SMBDATA\_MAIN


由於RD CT\*test pin會被做 no test 處理, 所以刪除這些需要有test pin屬性, 要layout額外加





<Variant Name>












<Variant Name>




Layout to 0603



<Variant Name>




CPU DDR Vref

For CPU DDR Vref






<Variant Name>

delete it  
for EMS




**delete this page for HDMI/DVI colay**








DP: 12022-00025000






HDMI: 12022-00047500


delete it  
for EMS



Passive/Active Devices					
Max Capacitance (Backdrive 1 Protection)	Schottky Diode	NA	pF	10	10
Resistor Value (+/- 5%)	R1/R2	NA	Ω	680	NA
ESD Protection	ESD	NA	NA	Optional	Optional
Max nFET Ron/Cout	NA	NA	ΩpF	3ohm/10pF	NA







STANDARD CIRCUIT	
X0MB	OTHER
SZ_DP2VGA_1.0b	
LOGO_HD_DEMO_OTHER	
/X	

BOM	need DP2VGA	no DP2VGA
/VGA	mount	unmount
/X	unmount	unmount


<Variant Name>

		Title :	RTD2166
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size A3	Project Name DP2VGA Demo Circuit	Rev 0.0	
Date: Monday, June 11, 2018	Sheet 48	of 113	


# D-Sub Connector Circuit for RTD2166

## A. Choose D-Sub Connector Type by Project

## B. Modify Part Number of D-Sub Connector by Color




delete it for EMS



D-Sub Power與HDMI/DVI Power共用

## A.2 High Rise D-Sub Connector








modify Part Number by color

















































note : 台北和蘇州機種去掉電容直連后在QTC測試PASS，經leaders討論后決定去除電容變為直連



180度connector



180度connector






顏色 : LIGHT GRAY




<Start Name>

		Title : SATA6G_123456(CHIPSET)	
ASUSTeK COMPUTER INC.		Engineer: KENNY_CHEN	
Size	Project Name	Rev	
A2	Z87-PRO	1.00	
Date: Monday, June 11, 2018		Sheet 72 of 113	

place near Chipset



place near Chipset





&lt;Variant Name&gt;




Delete it for EMS

## ESD Diode



Delete it for EMS



## ESD Diode



## Port 34



OC# circuit for Intel

place near Chipset




- (81.88) S\_USB\_PN5
- (81.88) S\_USB\_PP5
- (81.88) S\_USB\_PN6
- (81.88) S\_USB\_PP6

place near Chipset






- (81) S\_USB\_PN7
- (81) S\_USB\_PP7
- (81) S\_USB\_PN8
- (81) S\_USB\_PP8





<Variant Name>

ESD Diode






2nd ESD Diode



~Blank Name~

OC# circuit for Intel



- (83) S\_USB\_PN10
- (83) S\_USB\_PP10
- (83) S\_USB\_PN9
- (83) S\_USB\_PP9


<Variant Name>

Delete it for EMS


# Reserve USB Guard with short pin

Delete it for EMS


## ESD Diode



(B6)  
(B6)  
(B6)



## 2nd ESD Diode




<Variant Name>

+5VSB\_DUAL current:  
 DIMM\*4=7A, DIMM\*2=5A, DIMM not generate from +5VSB\_DUAL=0A  
 USB 2.0=0.5A/port  
 USB 3.x=1A/port  
 USB Type C=3A/port  
 if +5VSB\_DUAL current (DIMM+USB 2.0 Port+USB 3.x Port) > 15A, add UQ706


N-MOS	Max Current
Power PAK MOS 4 mohm	15A
Power PAK MOS 6 mohm	13A
DPAK MOS 9 mohm	10A

1. 當 +5VSB\_DUAL current (DIMM+USB Port) <= 13A 時, N-MOS1 使用 Power PAK MOS 6 mohm, 沒有 N-MOS2
2. 當 13A < +5VSB\_DUAL current (DIMM+USB Port) <= 15A 時, N-MOS1 使用 Power PAK MOS 4 mohm, 沒有 N-MOS2
3. 當 15A < +5VSB\_DUAL current (DIMM+USB Port) <= 25A 時, N-MOS1 使用 Power PAK MOS, N-MOS2 使用 DPAK MOS 9 mohm
  - <1> 當 DIMM 電流+ PCB Layout 由 N-MOS1 供電的 USB Port 電流 <= 13A 時, N-MOS1 使用 Power PAK MOS 6 mohm
  - <2> 當 13A < DIMM 電流+ PCB Layout 由 N-MOS1 供電的 USB Port 電流 <= 15A 時, N-MOS1 使用 Power PAK MOS 4 mohm
4. 當 +5VSB\_DUAL current (DIMM+USB Port) > 25A 時, 請與 PowerTeam 另外討論 N-MOS Solution
5. 若 Memory Power 不是用 +5VSB\_DUAL 產生, 則 DIMM 電流按 0A 計算
6. 因為 N-MOS1 在 Power Team Circuit 中, 請注意與 Power Team check Power Circuit 中 N-MOS1 是否正確
7. N-MOS2 若因為 PCB 面積不足放不下 DPAK MOS 9 mohm, 可改用 Power PAK MOS 6 mohm




<Variant Name>


<b>ASUS</b>		Title : N-MOS2	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name Chipset USB Demo Circuit	Rev 0.0	
Date: Monday, June 11, 2018	Sheet 84	of 113	





## USB Power CAP recommend placement



PL CAP & EL CAP co-lay






PL CAP & EL CAP co-lay



<Variant Name>

# RTL8111H Circuit

1. If support Deep S4/S5 wake-up, rename S\_WAKE# to S\_WAKE#\_LAN1
2. Modify PCIE Reset Signal Net Name by Project
3. Choose Crystal Type by Project
4. Check +3VSB\_LAN1 Power Source by Project,
5. Delete CLKREQ#\_LAN1 if not need
6. select block 1 or 2 according to if you support S0IX





STANDARD CIRCUIT	
X10B	LAN
SZ_LAN_1.0E	
LOGO_HD_DEMO_LAN	/X

BOM	
N/A	mount
/X	unmount




1. change LAN\_USB12 name ,part, partnumber to what you want,copy from page24
2. change vcc source name
3. change usb signal name
4. del L1C96,L1C94,L1C95 according what lan you use


for Realtek LAN




## GLAN + USB2 \*2 Connector



Delete it for EMS



unmount L2D1, L2D2 when use Surge 15KV/6KV LAN Connector



<Variant Name>





ALC887-VD2 & ALC892 Circuit

- 1. Modify AU1 Part Number by Project
- 2. Modify IO Power by Project
- 3. Delete A\_EAPD if not need

- 4. Delete A\_SPDIFO\_HEADER if not need
- 5. Delete A\_SPDIFO\_OPTICAL if not need
- 6. Delete Side Surround for Rear 3 Jacks or 5Jacks


- 7. Delete CEN/LFE & Surround for Rear 3 Jacks
- 8. Block 8,9, select one of them according if support s0ix



AAFP Circuit

- 1. Choose AAFP Header Circuit by Codec,and change AAFP part number by your request,block 6,7, or 8
- 2. Choose HP Circuit with or without AMP/De-POP/Switch by Project,block 1,2,3,4
- 3. Modify ACE9, ACE10 Part Number by Project
- 4. IF you use 1220, AC13,AC14,AC15,AC16 option must change to N/A and change part number to varistor
- 5. Modify ARN202 value to 4.7k if you use 887,block 5
- 6. For Gamer Project with ALC1150, AL13, AL14 change to 470Ohm
- 7. change AC37,AC38 part number if you have AMP,block 6

for ALC887-VD2/ALC892/ALC1150/ALC1220X




DIP CAP  
EL 100U : 11V040107321  
PL 100U : 11031V0001F000  
Nichicon 100U: 11011-00026100  
Elan 100U :11011-00025000

AL13, AL14  
75 Ohm: 10V213750010  
47 Ohm: 10V213470010

AC13, AC14  
100PF : 11V232101630  
Varistor: 07V200402020

Taping DIP CAP  
Chemicon 100U T: 11011-00024100


Taping DIP CAP  
PL 100U T:11031V0001F400



ARN202 change to 4.7K Ohm for ALC887-VD2

AAFP

for ALC887-VD2/ALC892




Delete it for EMS


# Rear 3Jacks Circuit

1. Choose Jack Detect Circuit by Codec,block 1,2,3
2. Choose LOUT DIP CAP Type by Codec & Project,block 4,5,6
3. Choose LOUT Circuit with or without De-POP/Switch by Project,block 7,8
4. Modify ACE1, ACE2 Part Number by Project
5. Choose Rear MIC VREF Circuit by Project ,block9,10
6. For Gamer/Gaming modity AC17, AC18 part by request
- 7 if you use 1220 ,Modify AC1,AC2,AC3, AC4, ,AC5,AC6, Part Number to varistor and Optional to N/A

Delete it for EMS



for ALC887-VD2/ALC892



Audio CAP using rule,pls change all dip caps partnumber according bellow rule

Z390,B450 ROG / Strix series	Nichicon
Z390,B450 PRIME / TUF Series	ELNA
Intel H310,H310C,H110&AMD A320 series	Chemicon
other chipsets except above series	Nichicon

<Variant Name>

<b>ASUS</b>		Title : 3 Jacks	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A3	Project Name	AUDIO Demo Circuit	
Date: Monday, June 11, 2018	Sheet 92	of 113	Rev 0.0

DIP CAP  
 EL 10U : 11G040822620  
 PL 10U : 11V090106207  
 Nichicon 100U : 11011-00066100  
 Elan 10U : 11011-00065000

Taping DIP CAP  
 Chemicon 100U T: 11011-00064100

DIP CAP  
 EL 100U : 11V040107321  
 PL 100U : 11031V0001F000  
 Nichicon 100U : 11011-00026100  
 Elan 100U : 11011-00025000


Taping DIP CAP  
 Chemicon 100U T: 11011-00024100

AC1, AC2, AC3, AC4, AC5, AC6  
 100PF : 11V232101630  
 Varistor: 07V200402020

Taping DIP CAP  
 PL 100U T:11031V0001F400

# SPDIF

1. select block 1,2, or 3 by project




<Variant Name>

		Title :	SPDIF
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size A	Project Name AUDIO Demo Circuit		Rev 0.0
Date: Monday, June 11, 2018	Sheet	93 of	113

# Audio GAP & Power Circuit

- 1. Choose Resistor & Capacitor over GAP Circuit by Project
- 2. Keep or delete Audio Power LDO Circuit by Project
- 3. Modify APCE4 Part Number by Project

## 40 mils Gap for XU




BOM	Audio Power from 5VSB	Audio Power from 12V LDO 5V
/AUDIO_PWR_5VSB	mount	unmount
/AUDIO_PWR_LDO	unmount	mount

<Variant Name>

# AUDIO LED Circuit

1. Modify Audio LED part number by Project
2. Choose or delete Codec Cover by Project
3. Keep or delete Codec Cover LED by Project
4. Modify Codec Cover Part Number by Project
5. One 2N7002 support max 10 LEDs



- AUDIO\_LED\_PWM GPIO select:
1. could be GPI & GPO both, default GPI (no internal pull-down resistor)
  2. could mapping to Fading PWM function
  3. stand by power plane, 3V tolerance
  4. GPI to turn on Audio LED
  5. GPO low to turn off Audio LED
  6. Fading PWM to be Breathing LED

<Variant Name>



## NC15582D Circuit

- A. Choose +3V\_SIO Power Source
- B. Check Pin 59 VTT Power should be CPU PECl Power
- C. Delete LPC Bus Signal Pull High Resistor if don't need
- D. Delete Pin 13 KBRST# Circuit if not connect KBRST# to Chipset
- E. Choose Pin 48 THERMTRIP#/CASEOPEN# circuit by Project
- F. Delete COM1 Port Signal if don't need, but keep Strapping Pin Signal
- G. Choose NC15582D DDR4 Power Sequence Circuit by Project

SMBUS	AUDIO_LED_PWM	DDR4 Power Sequence
Net use	GPIO(GPIO_LED)	Can use
Use	GPIO(GPIO2 or GPIO4)	Can use
Use	GPIO(GPIO2)	Can not use

## H. Modify FAN IN/PWM/GPP/GPL Signal by Project

## I. Add SMBUS Circuit by Project

- J. If use COM Port Pin# do Deep S4/S5 wake-up, modify Pin 21 net name to LAN\_SIO\_WAKE#

## K. Delete AUDIO\_LED\_PWM Signal if don't need

- L. If SIO Breathing LED is reserved, unmount AUDIO\_LED\_PWM pull high resistor

## M. AUDIO\_LED\_PWM use GRN\_LED or MLED or YLW\_LED

- N. Other Flash/Breathing LED could use YLW\_LED or MLED or GRN\_LED, but not same with AUDIO\_LED\_PWM

## O. Add COM Debug Signal by Project, use Pin 33 or 19

## P. Add SM#/BEEP Signal by Project, use GPIO mapping function

- Q. If use Pin 41 as OVTR, should add external RSTCON# De-bounce Circuit

- R. If use MS as FAN or GPIO, remove pull high resistor ORN404A/ORN404D, but keep MS Signal default pull high with other resistor to main power

- S. If need turn off Stand By Power LED, choose a SIO GPIO connect to O\_SBPWRLED, if the GPIO default output high, could unmount O1R207

- T. If use SIO Anti Surge Function, mount O1C32, O1C34

## NC15582D FAN Header Pin Table for Intel 300 Series

SIO FAN	FAN IN	FAN PWM	GPP	GPL	FAN Header
GPUFAN	Pin 61	Pin 62	Pin 63	Pin 2	GPU_FAN
SVBFAN	Pin 63				CHA_FANCHA_FAN1
WATERPUMP2	Pin 36 or 42 or 27	Pin 37 or 44 or 28			WTR_PUMP
AUXPUMP2	Pin 38	Pin 39			AUX_PUMP

## FAN Net Name Table

FAN	FAN IN	FAN PWM	FAN GPP with 3941	FAN GPP with 3949	FAN GPL with 3949
GPUFAN	O_GPUFAN	O_GPUFAN_PWM	GP_GPUFAN_MODE_SEL	GP_GPUFAN_MODE_SEL	GP_GPUFAN_MODE_SEL
SVBFAN	O_SVBFAN	O_SVBFAN_PWM	GP_SVBFAN_MODE_SEL	GP_SVBFAN_MODE_SEL	GP_SVBFAN_MODE_SEL
WATERPUMP2	O_WATERPUMP2	O_WATERPUMP2_PWM	GP_WATERPUMP2_MODE_SEL	GP_WATERPUMP2_MODE_SEL	GP_WATERPUMP2_MODE_SEL
AUXPUMP2	O_AUXPUMP2	O_AUXPUMP2_PWM	GP_AUXPUMP2_MODE_SEL	GP_AUXPUMP2_MODE_SEL	GP_AUXPUMP2_MODE_SEL
AUXPUMP1	O_AUXPUMP1	O_AUXPUMP1_PWM	GP_AUXPUMP1_MODE_SEL	GP_AUXPUMP1_MODE_SEL	GP_AUXPUMP1_MODE_SEL
W_PUMP#1	O_W_PUMP#1	O_W_PUMP#1_PWM	GP_W_PUMP#1_MODE_SEL	GP_W_PUMP#1_MODE_SEL	GP_W_PUMP#1_MODE_SEL
W_PUMP#2	O_W_PUMP#2	O_W_PUMP#2_PWM	GP_W_PUMP#2_MODE_SEL	GP_W_PUMP#2_MODE_SEL	GP_W_PUMP#2_MODE_SEL
M2_FAN	O_M2_FAN	O_M2_FAN_PWM	GP_M2_FAN_MODE_SEL	GP_M2_FAN_MODE_SEL	GP_M2_FAN_MODE_SEL

## NC15582D VIN Table

SIO VIN	CHOCORR	VIN0	VIN1	VIN2
VIN IN	VCCORE	+5V	+5V	VB




## NC15582D SMBUS Table

SIO SMBUS	SMBUS Master to RGB LED EC
Pin 36, 37	

## NC15582D TIN Table


SIO TIN	OUTIN	STRTIN
TIN IN	GPU	VB

## C



## G




### for use or reserve NC15582D DDR4 Power Sequence










Use SIO DDR4 Power Sequence, mount O1R187, O1R188, O1R189, O1R192, unmount O1R193

Unuse SIO DDR4 Power Sequence, unmount O1R187, O1R188, O1R189, O1R192, mount O1R193

## Choose SIO Power Source




## E.2




COM PORT

- A. Choose COM Port Connector/Header Type
- B. Choose use RI# to do Deep S4/S5 wake-up or not by Project
- C. Modify Part Number of COM Connector/Header by Color
- D. Modify O\_RI# pill-high power by Project




## A.2 COM Header



```
for use COM Port RI# to do Deep S4/S5 wake-up function
  modify SIO RI# Pin net name to LAN_SIO_WAKE#
```

## B.1



for not use COM Port RI# to do Deep S4/S5 wake-up function

When mount /COM

LAN Deep S4/S5 wake-up	O1R171	O1Q171 & O1D171
support	unmount	mount
not support	mount	unmount

When unmount /COM

LAN Deep S4/S5 wake-up	O1R171	O1Q171 & O1D171
support	unmount	unmount
not support	unmount	unmount


BOM	need COM Port	no COM Port
/COM	mount	unmount

<Variant Name>

## Panel Circuit

- Choose PANEL/F\_PANEL Signal ESD Solution by Project
- Choose PANEL/F\_PANEL Circuit + Chassis Intruder Circuit by Project
- Choose Chassis Intruder Signal connect to SIO or Chipset by Project
- Choose SPEAKER Header Circuit + BUZZER Circuit by Project
- Choose PLED Circuit by Project
- Choose PLED control by SIO or Chipset
- If use Memory Power control PLED, check Memory Power Net Name
- Modify Part Number of PANEL/F\_PANEL/SPEAKER Header by Color

## A.1




for Intel Platform




## B.1

10 Pin F\_PANEL + 4 Pin SPEAKER



CHASSIS INTRUDER HEADER




C

BOM	need SPEAKER	no SPEAKER
/SPEAKER_4PIN	mount	unmount

BOM	need BUZZER	no BUZZER
/BUZZER	mount	unmount


BOM	need CHASSIS	no CHASSIS
/CHASSIS	mount	unmount

## D.1



## E.1

Power LED power source use +5VSB



G

F

O\_PLED/S\_PLED GPIO select:  
 1. GPIO with blink function, default GPI(no internal pull-down resistor)  
 2. stand by power plane, 3V tolerance  
 3. Porting Guide: default keep GPI, enable blink 0.5Hz or 1Hz function when enter S3, disable blink function and back to GPI when resume from S3

# EATX Power Circuit

A. Choose EATX Power Circuit by Project


B. If choose EATX 24Pin Circuit, choose EATX Connector with 0 Ear, 1 Ear or 2 Ears by Project

C. If choose EATX 24Pin Circuit, choose +3V\_ATX & +3V Circuit by Project

D. If support Intel S0ix, add SC945, SC946 & Off-Page Net O\_PSON#\_O1 change to ATX\_PSON#

E. Modify Part Number of EATX Connector by Color

## A.1



<Variant Name>

<b>ASUS</b>		Title : EATX	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size Custom	Project Name Super I/O Demo Circuit	Rev 0.0	
Date: Monday, June 11, 2018	Sheet 99	of 113	




# ERP Circuit

A. Choose ERP Circuit by Project


B. OR764, OR765 choose Short-Pin, Resistor or delete by Project

(20,96,105) O\_DEEP\_SS




BOM	no SIO ERP & SIO DSW	SIO ERP	SIO DSW
/NO_EUP	mount	unmount	unmount
/EUP	unmount	mount	mount
/NO_SIODSW	mount	mount	unmount
/SIODSW	unmount	unmount	mount

## A.2




## B.2



#### F. Modify Part Number of T\_SENSOR Header by Color

BOM	need T_SENSOR	no T_SENSOR
/T_SENSOR	mount	unmount





- A. Choose QFAN Mode Type by Project  
B. Remove the CHA FAN which don't need


- C. If only one CHA\_FAN, rename CHA\_FAN1 to CHA\_FAN
- D. Modify Part Number of CHA FAN Header by Color

## A.1

## 4 Pin PWM Mode & DC Mode



## PWM Mode & DC Mode Power Solution






# USBPWR\_SW# Circuit for Chipset GPIO

1. Choose USBPWR\_SW# Circuit by Project
2. Check PWROK Signal Net Name by Platform

USBPWR\_SW# GPIO select:  
1. could be GPI & GPO both, default GPI (no internal pull-down/pull-high resistor)  
2. stand by power plane, 3V tolerance

+5VSB\_DUAL default no power, reserve USB Inrush Circuit




<Variant Name>

# Debug Header Circuit

- A. Choose Debug Header by Project
- B. If choose COM Debug Header, take care Debug Signal Net Name is different by Project
- C. If choose LPC Debug Header, modify Clock Signal Net Name by Project

## A.2

Delete it for EMS



BOM	need COM Debug Header	no COM Debug Header
/COM_DEBUG	mount	unmount

BOM	need LPC Debug Header	no LPC Debug Header
/LPC_DEBUG	mount	unmount

<Variant Name>








		Title :	Debug Header
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size	Project Name	Super I/O Demo Circuit	
B			Rev 0.0
Date:	Monday, June 11, 2018	Sheet	106 of 113

# m-ATX Screw Circuit

A. Connect H3 to GND or A\_GND by Project

Delete it for EMS

## m-ATX Screw Hole



## MB SCREW FOOTPRINT

MB\_HOLE\_160\_T\_LF3



MB\_HOLE\_160\_T\_U\_LF3



MB\_HOLE\_160\_T\_R\_LF3



MB\_HOLE\_160\_T\_UR\_LF3



< 9.3 inch

(X,Y) = (0,0)

< 9.6 inch

<Variant Name>

- A. Del LPC TPM Header if don't need
- B. Modify LPC TPM Header Clock Net Name by Project
- C. Modify Part Number of LPC TPM Header by Color
- D. Del Onboard LPC TPM IC if don't need
- E. Modify Onboard LPC TPM IC Clock Net Name by Project
- F. Modify Onboard LPC TPM IC's Part Number by Project
- G. Modify Optional of TMR13, TMR14, TMR15 by Onboard LPC TPM IC
- H. Modify +3V to +3V\_S0IX if support Intel S0ix
- I. Choose TPM\_CLKRUN# Circuit by Project

for no Intel S0ix

`/X` TMT1 0 1  
TPM\_CLKRUN#

### 2x7 Pin LPC TPM Header

Diagram illustrating the 2x7 Pin LPC TPM Header connection. The header is connected to the microcontroller (LPC1114) and the TPM module.

**Header Pins and Connections:**

- S\_LAD0** (Pin 1) to **S\_LAD0** (Pin 1)
- S\_LAD1** (Pin 2) to **S\_LAD1** (Pin 2)
- S\_LAD2** (Pin 3) to **S\_LAD2** (Pin 3)
- S\_LAD3** (Pin 4) to **S\_LAD3** (Pin 4)
- S\_LFRAME#** (Pin 5) to **S\_LFRAME#** (Pin 5)
- S\_LSERIQ#** (Pin 6) to **S\_LSERIQ#** (Pin 6)
- TPM\_CLKRUN#** (Pin 7) to **TPM\_CLKRUN#** (Pin 7)
- HEADER 2X7P\_K10 /LPC TPM HEADER** (Pin 8) to **HEADER 2X7P\_K10 /LPC TPM HEADER** (Pin 8)

**Microcontroller Pins and Connections:**

- TMC1** (Pin 1) to **TMC1** (Pin 1)
- TMC2** (Pin 2) to **TMC2** (Pin 2)
- TMC3** (Pin 3) to **TMC3** (Pin 3)
- TMC4** (Pin 4) to **TMC4** (Pin 4)
- 0.1uF/16V** (Pin 5) to **0.1uF/16V** (Pin 5)
- 10PF/50V** (Pin 6) to **10PF/50V** (Pin 6)
- 0.1uF/16V** (Pin 7) to **0.1uF/16V** (Pin 7)
- 0.1uF/16V** (Pin 8) to **0.1uF/16V** (Pin 8)
- 0.1uF/16V** (Pin 9) to **0.1uF/16V** (Pin 9)
- 0.1uF/16V** (Pin 10) to **0.1uF/16V** (Pin 10)
- 0.1uF/16V** (Pin 11) to **0.1uF/16V** (Pin 11)
- 0.1uF/16V** (Pin 12) to **0.1uF/16V** (Pin 12)
- 0.1uF/16V** (Pin 13) to **0.1uF/16V** (Pin 13)
- 0.1uF/16V** (Pin 14) to **0.1uF/16V** (Pin 14)
- 0.1uF/16V** (Pin 15) to **0.1uF/16V** (Pin 15)
- 0.1uF/16V** (Pin 16) to **0.1uF/16V** (Pin 16)
- 0.1uF/16V** (Pin 17) to **0.1uF/16V** (Pin 17)
- 0.1uF/16V** (Pin 18) to **0.1uF/16V** (Pin 18)
- 0.1uF/16V** (Pin 19) to **0.1uF/16V** (Pin 19)
- 0.1uF/16V** (Pin 20) to **0.1uF/16V** (Pin 20)
- 0.1uF/16V** (Pin 21) to **0.1uF/16V** (Pin 21)
- 0.1uF/16V** (Pin 22) to **0.1uF/16V** (Pin 22)
- 0.1uF/16V** (Pin 23) to **0.1uF/16V** (Pin 23)
- 0.1uF/16V** (Pin 24) to **0.1uF/16V** (Pin 24)
- 0.1uF/16V** (Pin 25) to **0.1uF/16V** (Pin 25)
- 0.1uF/16V** (Pin 26) to **0.1uF/16V** (Pin 26)
- 0.1uF/16V** (Pin 27) to **0.1uF/16V** (Pin 27)
- 0.1uF/16V** (Pin 28) to **0.1uF/16V** (Pin 28)
- 0.1uF/16V** (Pin 29) to **0.1uF/16V** (Pin 29)
- 0.1uF/16V** (Pin 30) to **0.1uF/16V** (Pin 30)
- 0.1uF/16V** (Pin 31) to **0.1uF/16V** (Pin 31)
- 0.1uF/16V** (Pin 32) to **0.1uF/16V** (Pin 32)
- 0.1uF/16V** (Pin 33) to **0.1uF/16V** (Pin 33)
- 0.1uF/16V** (Pin 34) to **0.1uF/16V** (Pin 34)
- 0.1uF/16V** (Pin 35) to **0.1uF/16V** (Pin 35)
- 0.1uF/16V** (Pin 36) to **0.1uF/16V** (Pin 36)
- 0.1uF/16V** (Pin 37) to **0.1uF/16V** (Pin 37)
- 0.1uF/16V** (Pin 38) to **0.1uF/16V** (Pin 38)
- 0.1uF/16V** (Pin 39) to **0.1uF/16V** (Pin 39)
- 0.1uF/16V** (Pin 40) to **0.1uF/16V** (Pin 40)
- 0.1uF/16V** (Pin 41) to **0.1uF/16V** (Pin 41)
- 0.1uF/16V** (Pin 42) to **0.1uF/16V** (Pin 42)
- 0.1uF/16V** (Pin 43) to **0.1uF/16V** (Pin 43)
- 0.1uF/16V** (Pin 44) to **0.1uF/16V** (Pin 44)
- 0.1uF/16V** (Pin 45) to **0.1uF/16V** (Pin 45)
- 0.1uF/16V** (Pin 46) to **0.1uF/16V** (Pin 46)
- 0.1uF/16V** (Pin 47) to **0.1uF/16V** (Pin 47)
- 0.1uF/16V** (Pin 48) to **0.1uF/16V** (Pin 48)
- 0.1uF/16V** (Pin 49) to **0.1uF/16V** (Pin 49)
- 0.1uF/16V** (Pin 50) to **0.1uF/16V** (Pin 50)
- 0.1uF/16V** (Pin 51) to **0.1uF/16V** (Pin 51)
- 0.1uF/16V** (Pin 52) to **0.1uF/16V** (Pin 52)
- 0.1uF/16V** (Pin 53) to **0.1uF/16V** (Pin 53)
- 0.1uF/16V** (Pin 54) to **0.1uF/16V** (Pin 54)
- 0.1uF/16V** (Pin 55) to **0.1uF/16V** (Pin 55)
- 0.1uF/16V** (Pin 56) to **0.1uF/16V** (Pin 56)
- 0.1uF/16V** (Pin 57) to **0.1uF/16V** (Pin 57)
- 0.1uF/16V** (Pin 58) to **0.1uF/16V** (Pin 58)
- 0.1uF/16V** (Pin 59) to **0.1uF/16V** (Pin 59)
- 0.1uF/16V** (Pin 60) to **0.1uF/16V** (Pin 60)
- 0.1uF/16V** (Pin 61) to **0.1uF/16V** (Pin 61)
- 0.1uF/16V** (Pin 62) to **0.1uF/16V** (Pin 62)
- 0.1uF/16V** (Pin 63) to **0.1uF/16V** (Pin 63)
- 0.1uF/16V** (Pin 64) to **0.1uF/16V** (Pin 64)
- 0.1uF/16V** (Pin 65) to **0.1uF/16V** (Pin 65)
- 0.1uF/16V** (Pin 66) to **0.1uF/16V** (Pin 66)
- 0.1uF/16V** (Pin 67) to **0.1uF/16V** (Pin 67)
- 0.1uF/16V** (Pin 68) to **0.1uF/16V** (Pin 68)
- 0.1uF/16V** (Pin 69) to **0.1uF/16V** (Pin 69)
- 0.1uF/16V** (Pin 70) to **0.1uF/16V** (Pin 70)
- 0.1uF/16V** (Pin 71) to **0.1uF/16V** (Pin 71)
- 0.1uF/16V** (Pin 72) to **0.1uF/16V** (Pin 72)
- 0.1uF/16V** (Pin 73) to **0.1uF/16V** (Pin 73)
- 0.1uF/16V** (Pin 74) to **0.1uF/16V** (Pin 74)
- 0.1uF/16V** (Pin 75) to **0.1uF/16V** (Pin 75)
- 0.1uF/16V** (Pin 76) to **0.1uF/16V** (Pin 76)
- 0.1uF/16V** (Pin 77) to **0.1uF/16V** (Pin 77)

BOM	LPC TPM Header	Onboard LPC TPM
N/A	mount	mount
/X	unmount	unmount
/LPC TPM HEADER	mount	unmount
/LPC TPM IC	unmount	mount

Delete it for EMS

## 圓形光學點

LayoutRD會依空間大小，  
擺放大類或小類光學點；  
所以兩種光學點都需要畫入線路中，  
最後再做刪除。

大類光學點

小類光學點

Delete it for EMS

## 十字光學點

LayoutRD會依空間大小，  
擺放大類或小類光學點；  
所以兩種光學點都需要畫入線路中，  
最後再做刪除。

大類光學點

小類光學點



<Variant Name>

# Intel Platform

You can only choose

8

pcs PCB Impedance point for your project

Priority 0 (must choose if use ASM1142/2142/3142)


ASMedia USB 3.1 TX/RX

80 Ohm +/- 10%

Priority 1, must choose if MB have these functions


1

LAN




2

PCIE GEN2/3




3

DDR3  
DATA&CTRL



4

USB2.0




\*\*\* You can only choose 1 function to place point per block \*\*\*

Priority 2, can choose if MB have these functions (by project)


1

DP/DVI/HDMI



2


USB3.0



Priority 3, can choose if MB have these functions (by project)


1

DMI













2

DDR3 CLK




Delete it for EMS



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<RevCode>
Date:	Monday, June 11, 2018	Sheet 113 of 113

# Selling Point

## 1. Selling Point 新增流程及窗口人員



## 2. 如何抓取 Selling Point Part, 如下圖

Search results for "PCB Footprint":

	Property	Compare	Value
1	PCB Footprint	Contains	mb_text
2	PCB Footprint	Contains	uefi
3			

Annotations:

- ← 搜索 "PCB Footprint", 內容包含 "mb\_text"
- ← 搜索 "PCB Footprint", 內容包含需要的 Selling Point 中的 Key Word


Resulting Table:

Table	Part Number	Component_Name	Description	Value	Electric
ASUS_CIS3	temp_AH0600587062	mb_text_uefi_bios		UEFI BIOS	

## 3. Example

<Variant Name>







A

## ASUS PCB Logo Circuit



A. Choose ASUS Logo by Project

C. Keep or remove NEED\_COMP\_SILK by Project




B. Choose KCC Logo by Project




PCB MADE IN CHINA



CAN ICES-3 (B) / NMB-3 (B)



B



KCC Logo without Wifi



KCC Logo with Wifi



<Variant Name>

Note :  
1.Symbol value is not dispaly in layout  
2.Symbol part reference change by project,  
modify layout delete it, that put M.2 name to this place

Title <Title>		
Size A3	Document Number <Doc>	Rev <RevCode>
Date:	Monday, June 11, 2018	
Sheet		77 of 113

<Variant Name>



**Title:** **SPTH EUP Control**

**ASUSTeK COMPUTER INC**

**Engineer:** **Morse\_Peng**

Size

Project Name

Rev

**A3**

**SkyLake VC**

**R1.00**

Date: **Monday, June 11, 2018**

Sheet **66** of **113**


A. Choose QFAN Mode Type by Project  
B. If choose PWM Mode, choose with FAN RGB Header or not by Project

D. Choose O\_PWROK or O\_PWROK\_SB by Platform for FAN Expert 3 and above Mode

#### E. Modify Part Number of CPU\_FAN & CPU\_OPT by Color

## PWM Mode

## B.1




Title			
<Title>			
Size	Document Number		Rev
D	<Doc>		<RevCode>
Date:	Monday, June 11, 2018	Sheet	73 of 113

<Variant Name>

		<b>Title :</b> DVI REDUCED LEV-SHIFT	
ASUSTek COMPUTER INC.		<b>Engineer:</b> Morse_Peng	
Size	Project Name		Rev
A3	SkyLake VC		R1.00
Date: Monday, June 11, 2018		Sheet 50 of 113	

<Variant Name>

		<b>Title :</b> DVI REDUCED LEV-SHIFT	
ASUSTek COMPUTER INC.		<b>Engineer:</b> Morse_Peng	
Size	Project Name		Rev
A2	SkyLake VC		R1.00
Date: Monday, June 11, 2018		Sheet 52 of 113	

<Variant Name>


		Title : PS_ON#	
ASUSTEK COMPUTER INC		Engineer: Jay_Tong	
Size A3	Project Name Chipset Demo Circuit		Rev 0.0
Date: Monday, June 11, 2018		Sheet 70 of 113	



<Variant Name>

		<b>Title :</b> DVI REDUCED LEV-SHIFT	
ASUSTek COMPUTER INC.		<b>Engineer:</b> Morse_Peng	
Size	Project Name		Rev
A2	SkyLake VC		R1.00
Date: Monday, June 11, 2018		Sheet 53 of 113	

<Variant Name>

		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Monday, June 11, 2018</b>		Sheet <b>27</b> of <b>113</b>	

<Variant Name>

		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Monday, June 11, 2018</b>		Sheet <b>28</b> of <b>113</b>	


<Variant Name>

		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Monday, June 11, 2018</b>		Sheet <b>29</b> of <b>113</b>	

Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, June 11, 2018	Sheet 8 of 113

Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, June 11, 2018	Sheet 9 of 113

<Variant Name>

		<b>Title :</b> <b>USB3 Port</b>	
<b>ASUSTEK COMPUTER INC</b>		<b>Engineer:</b> <b>Kell_Huang</b>	
Size  <b>A2</b>	Project Name  <b>Chipset USB Demo Circuit</b>	Rev  <b>0.0</b>	
Date: <b>Monday, June 11, 2018</b>		Sheet <b>86</b>	of <b>113</b>

<Variant Name>


		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Monday, June 11, 2018</b>		Sheet <b>14</b> of <b>113</b>	



<Variant Name>

		<b>Title :</b> +3V_S0IX/+5V_S0IX/+12V_S0IX	
ASUSTEK COMPUTER INC		<b>Engineer:</b> Mandy_Cao	
Size  A2	Project Name  coffeelake demo		Rev  0.0
Date:       Monday, June 11, 2018		Sheet       22       of       113	

<Variant Name>

		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Monday, June 11, 2018</b>		Sheet <b>15</b> of <b>113</b>	



**Title :** **+5VSB\_DUAL/+1.1VSB**

ASUSTek Computer Inc.


**Engineer:**

Size	Project Name	Rev
A2	<b>FM2 PLUS</b>	1.00


<Variant Name>

		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Monday, June 11, 2018</b>		Sheet <b>26</b> of <b>113</b>	

<Variant Name>

		<b>Title :</b> DVI REDUCED LEV-SHIFT	
ASUSTek COMPUTER INC.		<b>Engineer:</b> Morse_Peng	
Size	Project Name		Rev
A1	SkyLake VC		R1.00
Date: Monday, June 11, 2018		Sheet 68 of 113	

<Variant Name>

		<b>Title :</b>	
ASUSTek COMPUTER INC.		<b>Engineer:</b>	
Size	Project Name		Rev
A3			R1.00
Date: Monday, June 11, 2018		Sheet 4 of 113	

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Monday, June 11, 2018	Sheet 11 of 113

Title			
<Title>			
Size	Document Number		Rev
D	<Doc>		<RevCode>
Date:	Monday, June 11, 2018	Sheet	75 of 113



Title			
<Title>			
Size	Document Number		Rev
A2	<Doc>		<RevCode>
Date:	Monday, June 11, 2018	Sheet	76 of 113